Figure 14: The simulation results of the proposed circuit for implementing min-max